

RESULT REGISTER FOR M.E ELECTRONICS & TELECOMMUNICATION (MICROELECTRONICS) SEMESTER - II EXAMINATION HELD IN NOVEMBER 2017 Course : Revised Course - 201 Course: Revised Course - 2013

COLLEGE: GOA COLLEGE OF ENGINEERING

Seat No : 3201 PR No : 201107721		x: F	Nan	a · DU	ADTE PRIYANKA	A DHADMA
lo Of Attempts: 2	36				ADTE PRITAIN	ADHARINA
		No Of Credits	Gra Obta		SGPA	
ASIC Design & FPGA		Credits	Obla	illeu	33.71	
0	Theory	4	ВС	+		
	IA	2	ВВ	+		
Digital Signal Processors & Embedded		_				
	Theory	4	ВВ	+		
	IA	2	BC	+		
Design for Testability & E-Waste Manag		2	ВС			
beolgh for restability a E-vvaste Manag	Theory	4	ВС	+		
	IA	2				
Processor Architecture & Parallel Proce		2	AB	+		
Processor Architecture & Paraller Proces			D0	-		
	Theory	4	ВС	Р		t <sub>ine</sub>
Managa Daning	IA	2	CC	+		
Memory Design						
	Theory	4	BC	+		
	IA	2	BB	+		
Parallel Processing Lab						W
	IA	2	BC	+		
	Practical	2	BC	+		
FPGA & Embedded Systems Lab						
	IA	2	CC	+		
	Practical	2	AB	+		
	Total:	38		***************************************	6.32 P	
					PASSES	
eat No : 3202 P R No : 201611666	Se	x: F	Nam	e: RAS	SHINKAR PRAG	ATI GANAPATHI
Of Attempts: 2		No Of	Grad	de		
		Credits	Obtai		SGPA	
ASIC Design & FPGA						
2	Theory	4	BB	+	, W	
*	IA	2	BB	+		
Digital Signal Processors & Embedded S	Systems					*
	Theory	4	ВС	+		
	Theory	4 2		+		
Design for Testability & E-Waste Manage	IA		BC BB			
Design for Testability & E-Waste Manag	IA ement	2	ВВ	+		
Design for Testability & E-Waste Manag	IA ement Theory	2	ВВ	+ +		
	IA ement Theory IA	2	ВВ	+		
Design for Testability & E-Waste Manage	IA ement Theory IA ssing	2	CC BC	+ +		
	IA ement Theory IA ssing Theory	2 4 2	BB CC BC CC	+ + +		
Processor Architecture & Parallel Proces	IA ement Theory IA ssing	2	CC BC	+ +		
	IA ement Theory IA ssing Theory IA	2 4 2 4 2	BB CC BC CC CC	+ + + P +		
Processor Architecture & Parallel Proces	IA ement Theory IA ssing Theory IA Theory	2 4 2 4 2	BB CC BC CC CC	+ + + P +		
Processor Architecture & Parallel Proces  Memory Design	IA ement Theory IA ssing Theory IA	2 4 2 4 2	BB CC BC CC CC	+ + + P +		
Processor Architecture & Parallel Proces	IA ement Theory IA ssing Theory IA Theory IA	2 4 2 4 2	BB CC BC CC CC AB AB	+ + + P +		
Processor Architecture & Parallel Proces  Memory Design	IA ement Theory IA ssing Theory IA Theory IA	2 4 2 4 2 4 2	BB CC BC CC CC AB AB BC	+ + + P +		
Processor Architecture & Parallel Proces  Memory Design	IA ement Theory IA ssing Theory IA Theory IA	2 4 2 4 2	BB CC BC CC CC AB AB	+ + + P + +		

Grade	Grade Points	Performance	
AO	10	Outstanding	
AA	9	Excellent	
AB	8	Very Good	
ВВ	7	Good	
BC	6	Fair	
CC	5	Satisfactory	
FF	0	Fail	

Read By Jun W

FPGA & Embedded Systems Lab

2

2

CC

BB

Controller Of Examinations

6.26 P PASSES

Prof. Y. V. Reddy

P: Passes; F: Fails; A/ABS: Absent; N/NAP: Non Appearance; X/NE: Not Eligible; +: Grades Carried Over; SGPA: Semester Grade Point Average; CGPA: Cummulative Grade Point Average

Practical

Total: